CONTINUOUS PROCESS IMPROVEMENT

A tul Mehta
Electronic Packaging & Fabrication
Jet Propulsion Laboratory
Pasadena, CA

SUMMARY

The Electronic Fabrication Section at the Jet Propulsion Laboratories (JPL) has been studying ways to improve Printed Wiring Assembly (PWA) processes.

The PWA study described here contained typical surface mount devices including 20 milfine pitch devices and various BGAs.

All the processes, beginning from design for manufacturability through rework/repair, were studied. JPL assembles low-volume, high-reliability products for ground and space applications presenting unique manufacturing challenges. Some of the processes and the challenges are described in this paper.

Figure 1 depicts a typical assembly flow at JPL. Processes details are described in the subsequent paragraphs.

1. Design for Manufacturability

To achieve maximum process yield, it is important to design a board considering the following factors:

Surface mount component footprint design

IPC-SM-782x specification has good guidelines for proper footprint design, however, there are unique components, such as MELF and flat packs, that require detailed package evaluation. If the pads are too small, the result can be insufficient solder. If they are too large, the result may be tombstoning or components shifting off the pacts. (see Figure 2).

Pad design for 20 mil pitch QFP must have a minimum 10 mil to maximum 35 mil long pad on toe and heel side of a lead. Desirable pad width is between 9 and 11 roil. BGA pad design will depend on BGA ball size and ball pitch. A typical BGA package had 30 mil diameter balls at 50 mil pitch. For this configuration, the pad size was designed to be 26 roil. Each of the BGA pads were connected to a nearby plated through hole by a short trace forming a 'dogbone' structure. If multiple BGAs are used, they should be distributed as evenly as possible throughout the board to balance the thermal load.

To increase the solder joint reliability it is best to apply solder mask on the periphery of the BGA pads. This is to provide a high standoff between the board surface and the package after reflow. A 0.2 inch clearance around the I\<;.-\ should be allowed for rework nozzle in case the BGA needs removal and replacement.

Components must be evenly distributed throughout the board, and, use of localized large 'ground' plane must be avoided. If this is not done, uneven heating of the board may result in warpage and unreliable solder joints.

2. Component Lead Forming

Flat packs are widely used in military and aerospace manufacturing environments. Flat pack vendors generally do not preform flat packs since the footprint design may vary from one user to another. Hence most flatpacks and some QFPs require preforming of the leads. Use of proper forming dies is critical to form the parts with burr free leads. Die design was based on footprint specification set forth during the design stage.

3. <u>Lead tinning</u> (solder coating)

For reliable solder joint formation it is essential that the IC leads are corrosion free and readily solderable. Gold-plated leads must be free of gold and coated with solder to eliminate formation of gold tin intermetallics, which can cause cracks in solder joints due to a phenomenon known as gold-tin embrittlement.

At JPL, all IC'S are tinned using robotic tinning equipment with nitrogen inerted dual solder pots. The entire process is described in a flowchart shown in Figure 3. Equipment and processes are computer controlled.

4. Coplanarity Check

After tinning, all IC leads are checked for coplanarity. For space flight applications, leads must be coplaner within .004 inch. Using a laser-based instrument, lead coplanarity is checked and corrected as required before assembly.

5. Printed Wiring Board Testing

Two types of tests are performed on JPL boards: electrical solderability

Electrical test:

The purpose of this test is:

- To ensure there are no opens or shorts on the board
- To verify the CAD file against the fabricated board

The equipment has dual programmable probes that contact each 'net' at high speed and check for open and shorts. Test results are printed at the end of the test. One sample board from each lot is tested.

Solderability Test

To form a high-reliability solder joint, it is essential that the pads and holes on the PWB surface are contaminant free. Contaminants are mostly copper and tin oxides which, if not cleaned, can cause solderability problems. A solderability tester operating on the principle of Sequential [Ilectro-chemical Reduction Analysis (SERA) is used to measure PWB solderability. The SERA method involves a chemical reduction of metal oxides by applying an electrolyte on the PWB surface. The electrolyte solution consists of sodium

borate and boric acid solution with a PH of 8.4. As the electrolyte reacts with oxides, voltage is measured. Depending on the type and the amount of oxide, a curve is created (Figure 4).

As shown in this curve, copper and lead oxides are easily removed with flux applied before soldering. Lower tin oxide (such as SnO) can be reduced by the flux. Hence, voltage levels of -1 (negative one) volt and above are acceptable. However, if the negative voltage reached below -1 volt, the board may have higher tin oxides and is therefore rejected due to the difficulty in soldering the surface.

Figure 5 shows a chart for a board that failed the solderability test. Figure 6 shows a similar chart for a board that passed the test.

6. Kitting

Following the preparation of all board components they are transferred to the kiting area to be kitted according to package types and whether or not they are assembled prior to reflow or after reflow.

7. Screen Printing

Before screen printing, boards are cleaned in an aqueous cleaner using DI water and soponifier solution followed by an alcohol rinse to insure that the board surface is contaminants free. Next the boards are vacuum baked @ 100° C for 8 hours to ensure that moisture is removed.

The stencil printer is fitted with:

- Tooling plate with double-sided board screening capability

Fine adjustment micrometers for accurate registration between stencil apertures & PWB pads

Programmable squeegee pressure

Vacuum-assisted board holding for warped boards

Different viscosity pastes and various stencils apertures

For high reliability space applications, only Sn63 paste with RMA flux is approved for use

After a series of trials the following parameters were found to produce optimum printing:

Stencil thickness of 7 mil

Paste viscosity 1000 KCPS ± 200 kcps

Paste mesh size of -325/+500

Squeegee pressure of 10 lb. For 7" long metal squeegee

Stencil aperture size reduced to approx. 85°0 of the size of the pad (see Figure 7 for BGA pad)




Figure: 7

Figures 8 & 9 show typical prints of the solder paste prints for a BGA configuration. The height of the solder paste at several locations was measured using laser-based measurement systems. As shown in Figure 10, the height variation was within plus or minus 2 roils. Also, Figures 11 & 12 show graphically the variation of solder paste height.

8. Pick and place of components

Components are available/arrive in various types of packaging styles such as:

Tape and reel Strips of tape In waffle packs and matrix trays In tubes Loose

In a low-volume environment, feeding components to pick and place machines offers numerous challenges. The major issues are:

- components are generally not provided on tape and reel
- there is limited real estate on a machine table to accommodate various types of stripped parts and waffle/matrix trays.

Loose parts can be sent out for taping and reeling, however, it may not be practical to do so in all cases. For example, if the quantity of components is very small, it may not be cost effective to tape and reel; also in some instances, lead time for taping and reeling from outside services may be prohibitively longer.

At JPL, parts are received in various packaging styles. Most descrete components are in strips of tape or waffle packs. Some IC's are received loose and some in tubes. To accommodate most part numbers from a kit on the pick and place machine and to avoid frequent changeovers, we designed our own feeder system. Since the machine was capable of picking up parts from anywhere within the X-Y table (including those in taped strips and waffle packs), the feeder system was designed to be flexible and efficient for low volume production application.

Figure 13, 14 and 15 show examples of various feeders currently in use. The trays shown in Figure 13 are chosen for placing strips of tape. Tray design is such that it can be interchangeable with the fixture used for the robotics tinning machine for parts pick up. Small IC's are placed in either vibratory feeders or wattle trays. Fine pitch QFPs and BG As are placed in matrix trays as shown in Figures 14 and 15.

Aset up sheet is prepared for each assembly type, enabling an operator" to set up the machine with various parts at their proper location (see Figure 16).

\Y'atlle/matrix tray dimensions, strip tape dimensions and location of first and diagonally opposite (last) components are stored in the machine library. Once this is accomplished, the trays or strips can be placed anywhere on the X - Y table. The machine only needs to be programmed for the two corners of the first and last components for accurate pick up.

Pick and place equipment has the following capabilities:

- Automatic fiducial check and correction
- Automatic package size verification
- Automatic electrical value verification for resistors, capacitors & diodes
- Coplanarity check for fine pitch parts
- BGA vision check
- Smart Feeder
- Automatic "Z" height adjustment

For parts with oversized pad design, it is critical that the part centroid and the pad centroid are within 5 mil of each other. If not, it may shift off the pad or tombstone during reflow.

9. Reflow

Prior to soldering a PWA, a reflow profile is created using a multi-channel, microprocessor-based temperature recording instrument. For BGA parts, the thermocouples are placed under the device by drilling a hole on PWB (see Figure 17). After a series of trials, a final profile is obtained (Figure 18).

Computer controlled vapor phase reflow equipment is used for solder paste reflow of the PWA. The entire reflow cycle is described in a flowchart (Figure 19).

10. Rework

Computer-controlled hot gas reflow equipment is used for removing and replacing components on the PWB. The equipment is built with the following capabilities:

Split mirror vision allowing simultaneous viewing of component leads and PWB pads for accurate registration

Infrared pyrometer for real-time temperature measurement

Three channels of thermocouples for temperature profiling

Bottom side preheater

Closed loop temperature feedback for nozzle temp & bottom preheater temp.

Control mechanism for controlling rate of gas flow

All parameters such as temp, duration and flow rate can be entered, edited and stored in a computer

Component Removal Operation

It is extremely important that heat be applied in a similar manner as used during PWA reflow operations. The PWA must be heated gradually at the rate of 2-4° C per second, creating a thermal profile. If there are components close to the one to be removed, those components may be masked with a high temp. tape or other similar means. This is to prevent the solder joints at those locations from melting due to heat migration during rework.

It is equally important to preheat the board from the bottom side, thereby reducing thermal shock. The profiles for several components were generated using actual scrapped parts. An infrared pyrometer was attached to monitor the top-side temperature of one of the IC leads. In the case of BGA, a pyrometer was used to measure the temperature of the top side of the package and a thermocouple was inserted and glued on a pad, under the device from bottom side, by drilling hole. Heat application time was maintained between 50 and 120 seconds during the liquid state.

Figures 20 to 22 show profiles for the above-mentioned components.

Special precautions for Plastic BGAs

The profile for Plastic BGAs requires more gradual heating of the part (under 2° C per second). This is due to the fact that Plastic BGAs have molding compound over the die surface, resulting in a thicker package at the center compared to the thinner outer periphery. If heated at a faster rate, it may warp at the outer periphery causing solder bridges.

Component Placement and Soldering Operation

The component placement and soldering operation is more critical and demands a higher degree of process control in order to form reliable solder joints.

Prior to the placement of new components, the board surface is prepared as follows:

- clean board surface of any flux residue and excess solder
- apply solder to the pads.

The solder may be applied by:

- adding solder with core solder and soldering n-on
- dispensing solder paste on pads
- screening solder paste on pads

The method may vary according to the type of component to be soldered and equipment availability. For n(>n-tine-pitch components, any of the above methods are suitable. However, for fine pitch and BGA components, it is best to use solder paste. Since the pads of these components u-e smaller and are spaced less than 25 mil pitch, the proper amount of paste deposition is critical. Solder paste will perform a dual function of forming a solder joint and

holding the component at its proper location during solder reflow. In a typical screening method, a mini stencil is used to selectively apply solder paste (Figure 23).

Some of the control parameters affecting the reflow soldering of the components are:

- Amount of solder
- Gas flow rate
- Gas temperature
- Heat application duration

All the above parameters must be properly controlled to achieve reliable solder joints. For **fine** pitch components such **as** QFP, it is important that leads are coplanar within **4** roil. It is important to note that once Ball Grid Array components are removed, they are not reusable unless they are **'re-balled'**.






Figure: 2

TINNING OPREATION PROCESS FLOW




FIGURE 3

VOLTAGE	FEATURE	TYPE OF OXIDE	COMMENTS
-0.35	FLAT PLATEAU	LOWER COPPER OXIDE (CuO)	BOARD ACCEPTABLE "
-0.50	FLAT PLATEAU	LEAD (HYDRATED PbO)	BOARD ACCEPTABLE "
-0.55 To -0.85	BROAD SHOULDER	Cu-Sn INTERMETALLIC	BOARD ACCEPTABLE •
-0.60	FLAT PLATEAU	HIGHER COPPER OXIDE (Cu2O)	BOARD ACCEPTABLE "
-0.60	FIAT PLATEAU	LEAD OXIDE (PbO)	BOARD ACCEPTABLE •
-0.85 To -1.00	FLAT PLATEA U	LOWER TIN OXIDE (MOSTLY SnO)	BOARD REJECTABLE **
-1.00 To -1.30	PLATEAU	MIXTURE OF LOWER AND HIGHER TIN	BOARD REJECTABLE
		OXIDES (MORE SnO2)	
-1.00 To -1.30	NEGATIVE VOLTAGE	HIGHER TIN OXIDE (MOSTLY SnO2)	BOARD REJECTABLE ***
	DIP		

^{*} COMMONLY USED FLUXES ARE CAPABLE OF CLEANING THE OXIDES. USE AS IS.

^{***} PWB MAYBE DIFFICULT TO PRECLEAN AND MAY NOT BE USABLE IN ITS CURRENT STATE.




Figure: 4

^{**} COMMONLY USED FLUXES MAY NOT CAPABLE OF CLEANING THE OXIDES. IT ISDESIRABLE TO TO PRECLEAN THE PWB PRIOR TO ITS USE.

Test Point: \CALTECH\095600.321 1 Current=0.603µA (30.0µA/cm²) Test Comments: 0.00 REJECTED ECI -0.20 Voc -0.535 Q1 0.150 -0.40 -0.927 V 2 0 Q2 0.510 -0.60 * V3 -1.061 T • Q 3 5.160 -0.80 • Vf -1.279 G Qt 5.820 -1.00 -1.20 -1.40 -1.60

Part Number:

610112-i

40

80

Data file:

Figure: 5

200

240

2 8 0

320

3 6 0

400

"120

160




Figure: 6




Figure: 8




Figure 9

		SOLDER, 0.0	50 PITCH, .
Time & Date	VOLUME(\	W) "VOLUME(H)	
1 "10124197 1:55:30 PM	" 3 7 . 9	' 7 . 6	
2 -101241971 :29:30 PM	37.9	"7.2	
"3 1 0/24/97 1:29:51 PM	'37.9	7.6	
4 '10ii4/971:30:17 PM	37.9	'6"	
5 10/24/97 1:30:34 PM	37.9-	7 -	
6 101241971:30:55 PM	37.9	7.1	
7 10I24I97 1:31:21 PM	37.9	8.5	MAx .
8 10/24/97 1:32:15 PM 3	7.9	7.8	
9 10/24/97 1:35:44 PM	'37.9 " · · ·	' · 7.6 -	
10 10/24197 1:36:59 PM ⁻	" 37.9	7 -	MIN
11 10/24/97 1:37:35 PM	—37.9	7.2 -	
12 10/24/97 1:53:26 PM	37.9	7.6	
13 10/24/97 1:54:03 PM	,37.9	7.8	
14 10124/97 1:54:39 PM	37.9	7.7	
15 10124/97 1:54:57 PM	137.9	,7.3	
16 10/24/97 1:55:49 PM	37.9	7.8	
17 10/24/97 1:56:09 PM	37.9	7.4	
18 10124J971 :56:21 PM	37.9	7.5	

19 10124/97 1:56:42 PM

Figure: 10

7.1

SOLDER 0.050 PITCH VOLUME(H)




Figure:11

SOLDER 0.050 PITCH





Figure: 12






Figure 14




Figure: 16

293D476X0016D2T

VJ1210X474KXXMB

13

Atui Menta

TAPE REEL_12

N/A

N/A

CWR 110

CC1210

Page

47 uF


.47 uF

<u>11/18/</u>97

C1, C2

C3 - C3

3






Figure: 18




FIGURE 19

8/24/96 Airvac

Program Identification: REM QFP132

Name of Component: PWB Identification

PWB Identification Operator Actual Time: QFP 132, 33x33 TEST BD ATUL MEHTA

15:36


Preheating Heating1

Temperature: 250° Temperature: 300° Flow: Time: 60s Flow: 70%

Heating2

Temperature: 340°
Time: 30s
Flow: 90%

Actualunits are Celsius



Airvac 9/25/96

Program Identification PBGA-256

Name of Component **PWB** Identification

BALL GRID ARRAY

Operator Actual Time ATUL MEHTA

14:44


Heating2

 Temperature:
 330"

 Time:
 30s

 Flow:
 70%

Actual Units are Celsius



Airvac 9/26/96

Program Identification CBGA121

Name of Component PWB Identification

PERI. BGA,CERAMIC

Operator Actual Time ATUL MEHTA

12:17

Preheating

Temperature.

Flow:

200° 600/0

Heatingl

Temperature:

Time:

60%

Heating2

Temperature:

340°

260°


70s

Time: Flow:


Flow:


40s 800/0

Actual units are Celsius



CONTINUOUS PROC SS IMPROVEMENT





3GA sorder print from precision stencil

FIGURE 23